



UNITED STATES PATENT AND TRADEMARK OFFICE

ee

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/749,031	12/30/2003	William H. Howland JR.	1880-031569	8283
28289	7590	05/27/2005		
THE WEBB LAW FIRM, P.C. 700 KOPPERS BUILDING 436 SEVENTH AVENUE PITTSBURGH, PA 15219			EXAMINER KOBERT, RUSSELL MARC	
			ART UNIT 2829	PAPER NUMBER

DATE MAILED: 05/27/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/749,031

Applicant(s)

HOWLAND ET AL.

Examiner

Russell M. Kobert

Art Unit

2829

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 11 May 2005.
- 2a) ☒ This action is FINAL. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-18 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-18 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

1. Applicant's arguments filed May 11, 2005 have been fully considered but they are not persuasive. Although Applicants argue that the formula disclosed in Eriguchi et al does not account for the thickness of a gap now incorporated in claims 1, 7 and 13, further review of the claimed invention does not indicate the presence of a "gap." Each of claims 1, 7 and 13 assert that the semiconductor wafer and at least a partially spherical electrically conductive surface are in contact and as such no physical gap could exist between the surfaces of the wafer and spherical conductive surface. The only gap that could possibly exist, if any, is the dielectric layer itself overlaying the semiconductor material of the wafer that had been previously claimed and considered. In view of this understanding, the gap now claimed fails to add any patentable weight to that which has already been claimed because the gap can only be the thickness of the dielectric layer itself. Thus the prior art rejection of claims 1-18, under 35 U.S.C. 102(e), to Eriguchi et al is maintained.

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Art Unit: 2829

3. Claims 1-18 are rejected under 35 U.S.C. 102(e) as being anticipated by Eriguchi et al (6583640).

Eriguchi et al anticipates a method of determining a permittivity of a dielectric layer of a semiconductor wafer comprising:

(a) providing a means (Figures 3 and 4) for contacting a topside (3) of a semiconductor wafer (4), the contact means including at least a partially spherical surface (lower portion of 2) formed from a conductive material (col 9, ln 64-66; col 27, ln 8-18);

(b) determining a thickness of a dielectric layer on the semiconductor wafer having semiconducting material underlying the dielectric layer (col 10, ln 3-5);

(c) causing the at least partially spherical surface of the contact means to contact the topside of the semiconductor wafer thereby defining a capacitor (col 4, ln 33-36; spaced relationship of the wafer, dielectric layer and the conductive bumps form a capacitor);

(d) applying an electrical stimulus to the contact means and the semiconducting material when the capacitor is defined (col 4, ln 36-37);

(e) determining a capacitance of the capacitor from the response thereof to the applied electrical stimulus (col 4, ln 41-53); and

(f) determining a permittivity (dielectric constant) of the dielectric layer as a function of the capacitance determined in step (e), the thickness of the dielectric layer determined in step (b) and the thickness of a gap (the thickness of the dielectric layer itself as determined in step b) between the surface of the contact means and the

topside of the semiconductor wafer adjacent where the surface of the contact means contacts the topside of the semiconductor wafer; (col 26, ln 39-61) as recited in claim 1.

Eriguchi et al anticipates a system for determining a permittivity of a dielectric layer of a semiconductor wafer comprising:

means (Figures 3 and 4) for contacting a topside (3) of a semiconductor wafer (4), the contact means including at least a partially spherical surface (lower portion of 2) formed from a conductive material (col 9, ln 64-66; col 27, ln 8-18);

means for determining a thickness of a dielectric layer on the semiconductor wafer having semiconducting material underlining the dielectric layer (col 10, ln 3-5);

means for moving the topside of the semiconductor wafer and the at least partially spherical surface of the contact means into contact thereby defining with the dielectric layer a capacitor (col 4, ln 33-36; spaced relationship of the wafer, dielectric layer and the conductive bumps form a capacitor);

means for applying an electrical stimulus to the contact means and the semiconducting material when the capacitor is defined (col 4, ln 36-37); and

means for determining a capacitance of the capacitor from the response of the capacitor to the applied electrical stimulus; and

means for determining a permittivity (dielectric constant) of the dielectric layer as a function of the capacitance, the thickness of the dielectric layer (col 4, ln 41-53 and col 26, ln 39-61) and a thickness of a gap (the thickness of the dielectric layer itself as determined above) between the surface of the contact means and the topside of the

Art Unit: 2829

semiconductor wafer adjacent where the surface of the contact means contacts the topside of the semiconductor wafer ; as recited in claim 7.

Eriguchi et al anticipates a method of determining a permittivity of a dielectric layer of a semiconductor wafer comprising:

(a) determining a thickness of the dielectric layer overlaying semiconducting material of a semiconductor wafer (col 10, ln 3-5);

(b) moving a topside of the semiconductor wafer and a spherical portion of an at least partially spherical and electrically conductive surface into contact (col 4, ln 33-36);

(c) applying an electrical stimulus between the electrically conductive surface and the semiconducting material (col 4, ln 36-37);

(d) determining from the applied electrical stimulus a capacitance of a capacitor comprised of the electrically conductive surface and the semiconducting material (col 4, ln 41-53; spaced relationship of the wafer, dielectric layer and the conductive bumps form a capacitor); and

(e) determining a permittivity (dielectric constant) of the dielectric layer as a function of the capacitance determined in step (d), the thickness of the dielectric layer determined in step (a) and a thickness of a gap (the thickness of the dielectric layer itself as determined in step a) between the electrically conductive surface and the topside of the semiconductor wafer adjacent where electrically conductive the surface contacts the topside of the semiconductor wafer; (col 26, ln 39-61); as recited in claim 13.

Art Unit: 2829

The limitations of claims 2-6, 8-12 and 14-18 are considered inherent and within the operable scope according to Eriguchi et al.

4. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Russell Kobert whose telephone number is (571) 272-1963. The Examiner's Supervisor, Nestor R. Ramirez, can be reached at (571) 272-2034. For an automated menu of Tech Center 2800 phone numbers call (571) 272-2800.



Russell M. Kobert
Patent Examiner
Group Art Unit 2829
May 23, 2005



PRIMARY EXAMINER

A.U. 2829

05/26/05